




**Fig.1**




**Fig.2**




**Fig.3**





**Fig.4a**



**Fig.4b**

**Fig.5**

## PROTOCOL CHANNEL MESSAGES

30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0
OPC ODE	IP IPX	RESE RVED	NXT CELL	SRC	DEST	PORT	COS	J	S	E	CRC	P	O		LEN

R Bc / Mc PORTBITMAP


62	60	58	56	54	52	50	48	46	44	42	40	38	36	34	32
PF M	NEW IP CHECKSUM							M	MT-MOD ID		T	TGID	MOD OPCODE	C	

U UNTAGGED PORTBITMAP / SRC PORT NUMBER (bit0...5)


62	60	58	56	54	52	50	48	46	44	42	40	38	36	34	32
RSVD	MATCHED FILTER	VLAN ID				SRC PORT			REMOTE PORT						

**Fig.6**


**Fig.7**  
PRIOR ART




**Fig.8**



**Fig.9**




**Fig.10**




**Fig.11**

LINE 0 →	FC   LC   BC/MC   Cpy_cnt (5b)   Cell_length (7b)   CRC (2b)   NC_header (16b)   Src_Count (6)   IPX   IP   Time_Stamp (14b)   0 bits (2b)   P   NextCellLen (2b)   CpuOpcode (4b)   Cell_data (0-9B)
LINE 1 →	Cell_data (10-27) Bytes
LINE 2 →	Cell_data (28-45) Bytes
LINE 3 →	Cell_data (45-63) Bytes


**Fig.12**




**Fig.13**




**Fig.14**



**Fig.15**




**Fig.16**




**Fig.17**


**FFP PROGRAMMING FLOW CHART**



**Fig.18**



**Fig.19**







FIGURE 20



**Figure 21**

## SFAP To SDRAM Scheduler Interface Timings





FIGURE 22

FIGURE 23  
SAU to SDRAM Scheduler Data Transfer



## SDRAM Scheduler to SDU Data Transfer





FIGURE 24

FIGURE 25

## SDRAM Controller Interface Timing

SDRAM Controller Command Input FIFO



## SDRAM Controller Data Write FIFO





FIGURE 26

FIGURE 27

SDRAM Controller Data Read FIFO



Field	Left	Right	Bits
Src	310	306	5
CPUOpcode	305	302	4
BC/MC Bitmap	301	270	32
Cos	269	267	3
P	266	266	1
FC (S)	265	265	1
LC (E)	264	264	1
CRC	263	262	2
Len (0 = 64)	261	256	6
O	255	254	2
BC/MC	253	253	1
Copy Count (0 = 32)	252	248	5
Untagged Bitmap	247	216	32
IP	215	215	1
IPX	214	214	1
Time Stamp	213	200	14
Cell Data Bytes 24-0	199	0	200
Total			311

**FIGURE 28**

Cell Size	SAU Words	SDRAM Words
0 0	1	2
0 1	1	3
1 0	2	4
1 1	2	5

**Figure 29**

Field	Left	Right	Bits	First Only
Last Slot	313	313	1	X
Next Slot ID	312	297	16	X
Copy Count	296	292	5	X
CPUOpcode	291	288	4	
Cell Size	287	286	2	
P	285	285	1	
FC	284	284	1	
LC	283	283	1	
CRC	282	281	2	
Len	280	275	6	
O	274	273	2	
BC/MC	272	272	1	
IP	271	271	1	
IPX	270	270	1	
Time Stamp	269	256	14	

Figure 30





Figure 31

**Figure 32**






FIGURE 33





Figure 34






FIGURE 36




Figure 37





Figure 38



**Figure 39**